trace configuration register
DM_TRIGGER_ENA | Configure whether or not enable cpu trigger action.\1: enable\0:disable\ |
RESET_ENA | Configure whether or not enable trace cpu haverest, when enabeld, if cpu have reset, the encoder will output a packet to report the address of the last instruction, and upon reset deassertion, the encoder start again.\1: enabeld\0: disabled\ |
HALT_ENA | Configure whether or not enable trace cpu is halted, when enabeld, if the cpu halted, the encoder will output a packet to report the address of the last instruction, and upon halted deassertion, the encoder start again.When disabled, encoder will not report the last address before halted and first address after halted, cpu halted information will not be tracked. \1: enabeld\0: disabled\ |
STALL_ENA | Configure whether or not enable stall cpu. When enabled, when the fifo almost full, the cpu will be stalled until the packets is able to write to fifo.\1: enabled.\0: disabled\ |
FULL_ADDRESS | Configure whether or not enable full-address mode.\1: full address mode.\0: delta address mode\ |
IMPLICIT_EXCEPT | Configure whether or not enabel implicit exception mode. When enabled, do not sent exception address, only exception cause in exception packets.\1: enabled\0: disabled\ |